Timing performance enhance for routing channel in 28NM FPGA chip by Kin , Si Kee
TIMING PERFORMANCE ENHANCE FOR 
ROUTING CHANNEL IN 28NM FPGA CHIP 
 
 
 
By 
 
 
KIN SI KEE 
 
 
A Dissertation submitted for partial fulfillment of the 
requirements for the degree of Master of Science 
 
 
JULY 2013 
 
ii 
 
ACKNOWLEDGEMENT 
 
 
 First and foremost, the author would like to take this golden opportunity to 
express his utmost gratitude and deepest appreciation to his supervisor, En Zulfiqar 
Ali who has been a dedicated lecturer and has the attitude and the substance of a 
genius: he continually and convincingly conveyed a spirit of adventure in regard to 
research and excitement in regards to teaching. Without his guidance and persistent 
help, this dissertation would not have been possible. 
 
 In addition, the author would like to convey his thanks to his Altera 
managers, Jiunn-Shyong Oon and Kwai Tseng Lai, who demonstrate their supports 
during the development of this dissertation. Specially, author would like to express 
his sincere thanks to his colleague, Jun Pin Tan for his assistance during the 
development of the methodology of the stage delay calculator. 
 
 Last but not least, his deepest love and thanks to his sweetheart and beloved 
parents, who have been given encouragement and full support during his Master 
Studies at Universiti Sains Malaysia.   
 
 
 
 
 
iii 
 
Table of Contents 
 
ACKNOWLEDGEMENT ................................................................................................. ii 
Table of Contents ............................................................................................................. iii 
List of Figures ................................................................................................................... vi 
List of Tables .................................................................................................................... ix 
List of Abbreviations ......................................................................................................... x 
ABSTRAK ....................................................................................................................... xi 
ABSTRACT .................................................................................................................... xii 
 
CHAPTER 1 ...................................................................................................................... 1 
 
INTRODUCTION ............................................................................................................. 1 
1.1 Introduction ..................................................................................................... 1 
1.2 Problem statement ........................................................................................... 5 
1.3 Objective ......................................................................................................... 8 
1.4 The Project Development Scope ..................................................................... 9 
1.5 Project Contribution ...................................................................................... 10 
1.6 Thesis Outline ............................................................................................... 10 
 
CHAPTER 2 .................................................................................................................... 12 
 
LITERATURE REVIEW ................................................................................................ 12 
2.1 Existing Methods for Detecting Timing Issues ............................................. 12 
  2.1.1 Method for Detecting Missing Timing Constraints ................................. 13 
  2.1.2 Method for Detecting Timing Constraints Conflict ................................ 15 
  2.1.3 Method of Automated Repair of Crosstalk Violations and Timing  
Violations in an Integrated Circuit Design .............................................. 18 
2.2  Timing Violations and Design Rule Check Violations Checklist ................. 20 
  2.2.1 Setup Timing Violations and Hold Timing Violations ........................... 20 
  2.2.2 Max Transition Violations ....................................................................... 22 
  2.2.3 Max Capacitance Violations .................................................................... 22 
  2.2.4 Crosstalk violation ................................................................................... 23 
2.3 Process-Voltage-Temperature Variations ..................................................... 23 
2.4  Elmore Delay Model ..................................................................................... 25 
  2.4.1 Example of Using Elmore Delay Model to Compute Rising and 
Falling  Propagation Delays of the NAND Gate ..................................... 27 
  2.4.2 Example of using Elmore Delay to estimate a logic stage delay............. 29 
 
CHAPTER 3 .................................................................................................................... 32 
 
DESIGN METHODOLOGY AND IMPLEMENTATION ............................................ 32 
3.1 Timing Verification Flows ............................................................................ 32 
  3.1.1 Relations among Timing Verification Flows .......................................... 33 
3.2 Missing Timing Constraints Verification Flow ............................................ 35 
  3.2.1 Method and Implementation for Missing Constraints Verification 
Flow ......................................................................................................... 36 
3.3 Timing Constraints Conflict Verification Flow ............................................ 38 
iv 
 
  3.3.1 Method and Implementation for Timing Constraints Conflict  
Verification Flow ..................................................................................... 38 
3.4 Unrealistic Timing Constraints Verification Flow ........................................ 39 
  3.4.1 Determining the Ratio for Unrealistic Timing Constraints 
Verification  Flow .................................................................................... 40 
  3.4.2 Defining Categories of Comment for Unrealistic Timing Constraints  
Verification Flow ..................................................................................... 41 
  3.4.3 Method and Implementation for Unrealistic Timing Constraints  
Verification Flow ..................................................................................... 41 
3.5 Stage Delay Calculator .................................................................................. 43 
  3.5.1 Defining Three Types of Conceptual Schema for Stage Delay 
Calculator ................................................................................................ 43 
  3.5.2 Determining the Length of Stage Delay Calculator ................................ 45 
  3.5.3 Method for Deriving Stage Delay Calculator Formulas .......................... 47 
  3.5.3.a  Distance ≤ 500um .................................................................................. 47 
  3.5.3.b  500um ≤ Distance ≥ 1000um ............................................................... 48 
  3.5.3.c   Distance > 1000um ................................................................................ 50 
  3.5.4 Schematic Modelling and simulation results for  stage delay 
calculator ................................................................................................. 51 
  3.5.5 Method and Implementation for Stage Delay Calculator ........................ 53 
3.6 Timing Constraints and Verilog Netlist Delivery ......................................... 54 
3.7 Automated Fixing Timing violations Flow ................................................... 55 
  3.7.1 Method and Implementation for Automated Fixing Timing Violations 
Flow ......................................................................................................... 55 
 
CHAPTER 4 .................................................................................................................... 59 
 
RESULTS AND DISCUSSION ...................................................................................... 60 
4.1 Static Timing Analysis (STA) Sign-off Using Prime Time .......................... 60 
  4.1.1 Maximum Delay Analysis for Setup Time .............................................. 61 
  4.1.2 Minimum Delay Analysis for Hold Time ............................................... 63 
4.2 Timing Convergence ..................................................................................... 64 
  4.2.1 Setup Time Convergence ........................................................................ 64 
  4.2.2 Hold Time Convergence .......................................................................... 67 
4.3 Viability and Effectiveness of Each of Timing Verification Flows .............. 71 
  4.3.1 Viability and Effectiveness of Missing Timing Constraints 
Verification  Flow .................................................................................... 71 
  4.3.2 Viability and Effectiveness of Timing Constraints Conflict 
Verification Flow ..................................................................................... 75 
  4.3.3 Viability and Effectiveness of Unrealistic Timing Constraints 
Verification Flow ..................................................................................... 75 
  4.3.4 Viability and Effectiveness of stage delay calculator .............................. 78 
4.4 Automated Fixing Timing Violations ........................................................... 81 
 
CHAPTER 5 .................................................................................................................... 87 
 
CONCLUSIONS AND FUTURE WORK ...................................................................... 87 
5.1 Conclusions ................................................................................................... 87 
5.2 Future Works ................................................................................................. 88 
 
v 
 
REFERENCE .................................................................................................................. 90 
 
APPENDICES ................................................................................................................. 93 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
vi 
 
List of Figures 
 
Figure 1-1 Abstract of Routing Channel Design ......................................................... 4 
Figure 1-2 Abstract of Intellectual Property Connectivity through Routing Channel 
Design .......................................................................................................................... 5 
Figure 1-3 Conflict Timing Constraints Issue ............................................................. 6 
Figure 1-4 Connectivity before Synthesis ................................................................... 7 
Figure 1-5 Connectivity after Synthesis ...................................................................... 7 
Figure 2-1 Time Quest Unconstrained Timing Path Report (ALTERA, 2009) ........ 14 
Figure 2-2 Flow Chart of a Method for Detecting Timing Constraint Conflicts (Suo 
Ming Pu, 2010) .......................................................................................................... 16 
Figure 2-3 Result of Searching the Directed Graph (Suo Ming Pu, 2010) ............... 17 
Figure 2-4 Timing Constraints Conflict Scenario ..................................................... 17 
Figure 2-5 Flow Chart of a Method of Automatically Repairing Crosstalk Violations 
and Timing Violations (Alexander Tetelbaum, 2006) .............................................. 19 
Figure 2-6 Setup and Hold Diagram (Michael, 2006) ............................................... 21 
Figure 2-7 Process-Voltage-Temperature Operating Conditions (Michael, 2006) ... 24 
Figure 2-8 Elmore Delay in a RC Tree (wisc, 2009) ................................................ 25 
Figure 2-9 Elmore Delay Formulae (Harris, 2004) ................................................... 26 
Figure 2-10 RC Ladder for Elmore Delay (Harris, 2004) ......................................... 26 
Figure 2-11 NAND Gate Delay Estimation (Harris, 2004) ....................................... 28 
Figure 2-12 NAND Gate Delay Estimation (Harris, 2004) ....................................... 28 
Figure 2-13 NAND Gate Delay Estimation (Harris, 2004) ....................................... 29 
Figure 2-14 Elmore Approximation for Logic Stage (Bryant, 2001) ........................ 30 
Figure 3-1 Overall Flow Chart of Timing Verification Flows .................................. 33 
vii 
 
Figure 3-2 the Method for Extracting Manhattan Distance ....................................... 35 
Figure 3-3 Invalid Connection ................................................................................... 35 
Figure 3-4 Flow Chart of missing timing constraints verification flow .................... 37 
Figure 3-5 Flow Chart of a method of Timing Constraints Conflict verification flow
 ................................................................................................................................... 39 
Figure 3-6 Graph of Determining The Ratio ............................................................. 40 
Figure 3-7 Flow Chart of a method of Unrealistic Timing Constraints verification 
flow ............................................................................................................................ 42 
Figure 3-8 Distance Less Than or Equal to the Length ............................................. 44 
Figure 3-9 Distances between the Length and Two Times the Length ..................... 44 
Figure 3-10 Distance More than Two Times the Length .......................................... 45 
Figure 3-11 Graph of Determining the Length of Stage Delay Calculator ............... 46 
Figure 3-12 Schematic Modeling with Zero Distance to Obtain Tmin_delay ................ 47 
Figure 3-13 Schematic Modeling with 500um Distance to Obtain Tmax_delay ............ 48 
Figure 3-14 Schematic Modeling with 500um Distance to Obtain Tmin_delay ............ 49 
Figure 3-15 Schematic Modeling with 1000umDistance to Obtain Tmax_delay ........... 49 
Figure 3-16 Schematic Modeling with Zero Distance to Obtain Tmin_delay ................ 50 
Figure 3-17 Schematic Modeling with 500um Distance to obtain Tmax_delay ............. 51 
Figure 3-18 Schematic Modeling with More than 1000um to obtain Trc_delay ........... 51 
Figure 3-19 Flow Chart of Stage Delay Calculator ................................................... 54 
Figure 3-20 Flow Chart of a Method of Automated Fixing Timing Violations Flow
 ................................................................................................................................... 57 
Figure 4-1 Total Path Delay ...................................................................................... 62 
Figure 4-2 Maximum Delay Analysis for Passing Setup Time ................................. 62 
Figure 4-3 Maximum Delay Analysis for Violating Setup Time .............................. 62 
viii 
 
Figure 4-4 Minimum Delay Analysis for Passing Hold Time .................................. 63 
Figure 4-5 Minimum Delay Analysis for Violating Hold Time ................................ 64 
Figure 4-6 Worst Negative Slack (Setup Violations) for Case 1 .............................. 67 
Figure 4-7 Worst Negative Slack (Setup Violations) for Case 2 .............................. 67 
Figure 4-8 Worst Negative Slack (Hold Violations) for Case 1 ............................... 70 
Figure 4-9 Worst Negative Slack (Hold Violations) for Case 2 ............................... 70 
Figure 4-10 Invalid Connection from IC Compiler Report ....................................... 72 
Figure 4-11 Failure in Detection of Missing Timing Constraints due to Invalid 
Connection ................................................................................................................. 73 
Figure 4-12 Missing Timing Constraints is Detected after Invalid Connection Fixed
 ................................................................................................................................... 73 
Figure 4-13 Unconstrained Starting Points and Ending Points ................................. 74 
Figure 4-14 Missing Timing Constraint is Fixed ...................................................... 74 
Figure 4-15 Dangling Ports ....................................................................................... 74 
Figure 4-16 Viability and Effectiveness of Low Risk Comment .............................. 76 
Figure 4-17 Viability and Effectiveness of High Risk Comment ............................. 77 
Figure 4-18 Viability and Effectiveness of Please Double Check Constraint 
Comment ................................................................................................................... 78 
Figure 4-19 Prime Time Report for Case 1 ............................................................... 79 
Figure 4-20 Prime Time Report for Case 2 ............................................................... 80 
Figure 4-21 Timing Violations Reduction Summary ................................................ 82 
Figure 4-22 Worst Negative Slack in Max Delay after automatically Fixed Timing 
Violations .................................................................................................................. 82 
Figure 4-23 Worst Negative Slack in Min Delay after automatically Fixed Timing 
Violations .................................................................................................................. 83 
ix 
 
List of Tables 
 
Table 1-1 Scenario of Conflict Timing Constraints .................................................... 6 
Table 3-1 Table of Determining the Length of Stage Delay Calculator ................... 46 
Table 3-2 the Value of Tmax_delay and Tmin_delay Based On Simulation Results ........... 52 
Table 3-3 the Value of Trc_delay Based on Simulation Results ................................... 52 
Table 3-4 Stage Delay Calculator Formulas are formed by Simulation Results ....... 52 
Table 4-1 Summary of Setup Violations from Prime Time in Case 1 and Case 2 .... 66 
Table 4-2 Summary of Hold Violations from Prime Time in Case 1 and Case 2 ..... 69 
Table 4-3 Timing Constraints Conflict Report .......................................................... 75 
Table 4-4 Low Risk Comment .................................................................................. 76 
Table 4-5 High Risk Comment .................................................................................. 76 
Table 4-6 Please Double Check Constraint Comment .............................................. 77 
Table 4-7 Summary of Case 1 ................................................................................... 79 
Table 4-8 Summary of Case 2 ................................................................................... 80 
 
 
 
 
 
 
 
 
 
x 
 
List of Abbreviations 
 
Abbreviation   Meaning 
ASIC    Application Specific Integration Circuit 
Best Case   High Voltage, Low Temperature, Fast Process 
DRC    Design Rule Check 
ECO    Engineering Change Order 
Fast Corner   Faster Process for Hold Time Analysis 
FPGA    Field Programmable Gate Array 
ICC    IC Compiler Tool 
IP Owner   Intellectual Property Owner 
LVS    Layout versus Schematic 
MCMM   Multi-Corners Multi-Modes 
Max Delay   Maximum Delay 
Min Delay   Minimum Delay 
PVT    Process Voltage Temperature 
PT    Prime Time Tool 
PERL    Practical Extraction and Report Language 
RC    Resistance and Capacitance 
RCbest   Minimum Resistance Minimum Capacitance 
RCworst   Maximum Resistance Maximum Capacitance 
SPEF    Standard Parasitic Extended Format 
STA    Static Timing Analysis 
SDC    Synopsys Design Constraints 
Slow Corner   Slowest Process for Setup Time Analysis 
TCL    Tool Command Language 
TAT    Turnaround Time 
Verilog Netlist  Gate Level Netlist (Hardware Description Language) 
Worst Case   Low Voltage, High Temperature, Slow Process 
 
 
 
 
 
 
 
 
 
 
xi 
 
PENINGKATAN PRESTASI MASA UNTUK SALURAN LALUAN DALAM 
28NM CIP FPGA  
ABSTRAK 
Dalam reka bentuk FPGA, saluran laluan bertindak sebagai penyambung 
antara kawasan dalaman dan luaran. Dengan pertumbuhan get kiraan yang semakin 
pantas serta rumit dalam proses nod 28nm, keperluan masa daripada reka bentuk ini 
adalah sukar untuk mencapai perubahan untuk semua PVT. Penganggaran masa 
yang terlebih bukan sahaja menyebabkan kegagalan dalam pencapaian masa 
malahan mengakibatkan penampan yang tidak realistik wujud dalam saluran reka 
bentuk. Laluan berkemungkinan dinyatakan dengan pelbagai kekangan masa oleh 
pemilik IP. Laluan masa tidak akan dianalisis dan dioptimumkan apabila kekangan 
masa hilang dan sambungan yang tidak sah muncul dalam saluran reka bentuk. 
Secara tidak langsung, ini mengakibatkan analisis prestasi masa tidak mencapai 
tahap yang dikehendaki. Kewujudan pelanggaran masa yang banyak dalam saluran 
reka bentuk akan memanjangkan masa pembangunan reka bentuk. Masa pengesahan 
aliran dibangunkan untuk mengesahkan isu-isu masa pada peringkat permulaan reka 
bentuk dan bertujuan untuk menghasilkan keputusan masa yang lebih bagus dan 
seterusnya meningkatkan prestasi masa. Lelaran ECO dan usaha pencapaian masa 
boleh diperbaiki dengan melaksanakan aliran pengesahan masa dan aliran 
pelanggaran masa secara automatik. Contoh digunakan ujian kes untuk menilai 
aliran pengesahan masa  dan aliran pelanggaran masa secara automatik. Dengan 
melaksanakan aliran pengesahan masa, keputusan masa boleh meningkat sebanyak 
65.26% dalam memenuhi penyediaan masa dan peningkatan sebanyak 65.38% 
dalam memenuhi penahanan masa. Kesimpulannya, satu proses berjaya dihasilkan 
yang mampu mengenal pasti isu-isu masa dan meningkatkan prestasi masa. 
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TIMING PERFORMANCE ENHANCE FOR ROUTING CHANNEL IN 
28NM FPGA CHIP 
ABSTRACT 
In FPGA design, the routing channel acts as the access area for interconnect 
in between the core and the periphery. With the rapid growth of gate counts and 
complexity of routing channel design in 28nm process node, the timing requirement 
of the design has difficulty to be met across entire PVT corner variations. Among 
the timing closure issue occurs due to over-estimation of timing windows gets worse 
and cause unrealistic guard-banding occurs in routing channel design. A path might 
be also specified to multiple timing constraints by IP owners. The timing paths will 
not be analyzed and optimized when the missing timing constraints and invalid 
connection arisen in routing channel design. Consequently, the timing performance 
analysis is not performed. Due to the complication mentioned, timing verification 
flows are developed to verify the timing issues at initial design stage with the 
intention to produce better timing results to enhance timing performance.ECO 
iterations and timing convergence efforts are improved by timing verification flows 
and automated fixing timing violations flow. The timing verification flows are 
classified as missing timing verification flow, timing constraints conflict verification 
flow, unrealistic timing constraints verification flow and stage delay calculator. A 
design example is used as a test case to evaluate the timing verification flows and 
automated fixing timing violations flow. Significant timing improvement is 
observed in this test case. The timing results after timing verification flows shows 
65.26% improvement on setup time closure and 65.38% improvement on hold time 
closure. In conclusion, the timing verification flows and automated fixing flow are 
successfully developed to identify the timing issues to improve timing performance. 
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  CHAPTER 1
 
 
INTRODUCTION 
 
 
1.1 Introduction 
 
A Field Programmable Gate Array (FPGA) is a general-purpose, multi-level 
programmable logic device that is customizable by the end users. FPGA combines 
the logic integration benefits of custom very large scale integration (VLSI) with the 
design, production, and time-to-market advantages of standard logic integrated 
circuit (IC). Nowadays FPGA has become a new approach to application-specific 
integrated circuit (ASIC) design, which can dramatically reduce manufacturing turn-
around time and cost for low volume manufacturing(Lipo Wang, 2005). Overall 
Altera FPGA architecture consists of core and periphery section. The core comprises 
the array of logic blocks called Logic Array Block (LAB), memory and digital 
signal processing (DSP).Periphery section contains the input/output (I/O) buffers 
circuitry. Depending on the design, multiple I/O pads may fit into the height of one 
row or the width of one column in the array (Toronto, 2000). A layer of space called 
routing channel exists in between of the core and periphery. The routing channel 
acts as the public-access area for interconnect in between the core and the periphery. 
Generally routing channel consists of variation of wire widths and buffers insertion 
due to performance and signal integrity purpose. A buffer is a gate with typically 
two serially-connected inverter to regenerate a signal without changing 
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functionality. Buffers can improve timing delays, signal integrity and coupling-
induced delay variation.(Kahng, et al., 2011) 
 
Intellectual property (IP) serves as the building blocks to construct the full 
chip design. Each defined IP is designed specifically and is optimized in terms of 
power and area.(ALTERA, 2011). With the rapid growth of gate counts and 
complexity of routing channel in 28nm process node, it is difficult to meet the 
timing requirement of the design across process-voltage-temperature (PVT) corners. 
PVT is source of variation that can be process variation, supply voltage and 
operating temperature. This induced a challenge in timing convergence across all the 
PVT. Other than that, it also leads to increase of timing closure effort in analyzing 
multi-corners and multi-modes (MCMM) during phase of static timing analysis 
(STA). With MCMM technique, it can achieve timing closure across all design 
modes and process corners. Static timing analysis is a method of computing the 
expected timing of a digital circuit without requiring simulation (Chadha, 2009). 
Timing constraints files for routing channel design consist of max delay constraints 
and min delay constraints for specifying to timing paths. Max delay is maximum 
amount of delay for the timing paths. Min delay is the minimum amount of delay for 
the timing paths. 
 
The routing channel is divided into top routing channel, bottom routing 
channel, left routing channel and right routing channel as shown in figure 1-1. 
Indirectly the routing channel establishes an interconnection in between of 
intellectual property (IP) blocks as shown in figure 1-2.With numerous IP blocks 
spread between the FPGA core and periphery, the routing channel is a heavily 
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congested highway. With this phenomenon, the number of routing tracks in routing 
channel design is affected. 
 
Each of the paths in routing channel design in 28nm process node is 
specified by max delay constraints and min delay constraints for timing 
optimization. Thus, the timing performance will be enhanced after timing 
optimization for routing channel design. The timing constraints issue occurs when 
the timing paths are unconstrained in routing channel design. The missing timing 
constraints issue leads to unconstraint paths are not be optimized. Therefore, the 
timing performance in routing channel will be affected due to missing timing 
constraints issue. Due to design complexity, a path is specified with multiple 
constraints by different owners. The situation leads to timing constraints conflict 
issue occurs in routing channel design. The timing performance is affected due to 
invalid timing constraints are specified in routing channel design. Due to process 
variation and dynamic effects in 28nm process node, the over-estimation of timing 
windows gets worse. As a result, unrealistic guard-banding occurs.(Drew Plant, 
2012). Unrealistic timing constraints are no exception to routing channel design. 
Therefore, timing performance in routing channel design may not be performed as 
intended.  
 
In order to enhance timing performance for routing channel, the timing 
verification flows are developed to identify the timing issues mentioned as above. 
The timing verification flows are able to identify the missing timing constraint 
paths. Besides that, the timing verification flows can identify timing constraints 
conflict issue in routing channel design. In order to prevent unrealistic timing 
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constraints issue occurs, the timing verification flow can estimate max delay 
constraints in slow corner and min delay constraints in fast corner for owners as 
reference and compute the ratio of max delay in slow corner and min delay in fast 
corner for each of the paths. The ratio is to determine whether the paths have 
realistic timing margin to achieve timing closure. 
 
Automated fixing timing violations flows are developed to align with 
achieving engineering change order (ECO) turnaround time. Automated fixing 
timing violations flow is mainly automatically fixing the setup time violations and 
hold time violations.  
 
 
Figure 1-1 Abstract of Routing Channel Design 
5 
 
 
Figure 1-2 Abstract of Intellectual Property Connectivity through Routing 
Channel Design 
 
 
1.2 Problem statement 
 
To obtain a high quality timing constraint is a main goal for routing channel. 
Timing closure issue occurs due to pessimistic timing constraints are being 
specified. For example the ratio of max delay path in process slow corner and min 
delay path in process fast corner is over constrained. There are two problems occur 
in routing channel design. 
1) Pessimistic timing constraints 
2) False timing constraint definition 
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The routing channel path might be specified to multiple timing constraints. 
The situation often leads to design conflict which occurs in the routing channel. As 
example, Figure 1-3 shows different intellectual property (IP) blocks connect to a 
single routing channel net. Therefore, it can make timing closure difficult to achieve 
due to invalid timing constraint is specified in the design. Table 1-1 shows the 
scenario of conflict timing constraints that occur in the design. 
 
 
 Figure 1-3Conflict Timing Constraints Issue 
 
Table 1-1 Scenario of Conflict Timing Constraints 
Mode Constraints RC_FROM RC_TO IP_FROM IP_TO OWNER_NAME
set_max_delay 0.12 RC_START RC_END IP_S_0 IP_E_0 Owner A
set_max_delay 0.22 RC_START RC_END IP_S_1 IP_E_1 Owner B
set_min_delay 0.01 RC_START RC_END IP_S_0 IP_E_0 Owner A
set_min_delay 0.02 RC_START RC_END IP_S_1 IP_E_1 Owner B  
 
Missing timing constraint is another part of quality timing issue observed. 
The result will be invalid if missing timing constraints is discovered after physical 
implementation stage. The path will not be analyzed and timing optimization will 
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not be performed if its timing constraints not specified. Therefore missing timing 
constraints issue influences the timing performance in FPGA.  
 
Another situation which causes the path not analyzed is due to false timing 
constraint definition. This constraint that is not set correctly will be discarded during 
the simulation. For example in synthesis stage, bidirectional bus ports will be 
translated to be output ports in the Verilog netlist. Figure 1-4 shows the net 
connectivity before synthesis. After synthesis, the portB[10] is unintentionally 
translated to be output instead of input port as shown in figure 1-5. Therefore, output 
port is explicitly being driver in the Verilog netlist. 
 
 
 
 
 
Figure 1-4 Connectivity before Synthesis 
 
 
 
 
Figure 1-5 Connectivity after Synthesis 
 
The cell performances are typically analyzed at different point of the 
parameter space, denoted as process-voltage-temperature corners (Manfred 
Dietrich,Joachim Haase, 2012). Therefore, the different cells have an individual 
Input [9:0] portA Inout [10:0] portB 
Output portA [10] 
Input [9:0] portA Output [9:0] portB 
Output portA [10] Output portB[10] 
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delay value stored in the different process-voltage-temperature corners library. As 
total delay path is caused by cell delay and RC parasitic delay across process-
voltage-temperature corners. Cell delay mainly contributes to total path delay 
regardless of RC parasitic delay. Design complexity, process and manufacturing 
variability have been triggered the needs of multi-corners multi-modes (MCMM) for 
achieving timing closure (MULGAONKAR, 2009). There are more than 20 of 
process-voltage-temperature (PVT) corners timing analysis required to perform for 
routing channel design in 28nm. As a result, more effort to achieve timing 
convergence is needed due to unique timing violations across different PVT. It also 
leads to numerous timing violations exist in the routing channel design during phase 
of static timing analysis (STA). Design cycle turnaround time (TAT) is also a 
concern due to numerous timing violations exist in routing channel design. 
 
 
1.3 Objective 
 
The objective of this thesis is to develop timing verification flows to detect 
timing issues at an initial design stage in 28nm process node. The lesser false timing 
violations will be seen in static timing analysis if the developed timing verification 
flows can help to produce better timing results. It may improve engineering change 
order iterations and lesser timing convergence effort. The methodology of timing 
verification flowsis created to verify the timing across the entire PVT corners. The 
flow will be able to detect:- 
1) Unrealistic timing constraints due to timing over constraint. 
2) Timing constraints conflicting due to human inconsistency. 
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3) Missing timing constraints. 
4) Invalid definition for timing constraints which causes it is not fulfilled.  
 
The flows will also able to run multiple process-voltage-temperature (PVT) 
corners and complete in reasonable duration.  
 
 
1.4 The Project Development Scope 
 
The project development scope is covered as follow: 
1) Develop the methodology of timing verification flows. 
a) The timing verification flows are classified as four types of verification 
flows, such as 
i) Missing timing constraints verification flow 
ii) Timing constraints conflict verification flow 
iii) Unrealistic timing constraints verification flow 
iv) Stage delay calculator 
2) Develop the methodology of automated fixing timing violations flows. 
3) Create test case to verify timing results before and after implemented timing 
verification flows. 
4) Create test case to verify timing results before and after implemented 
automated fixing timing violations flows. 
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1.5 Project Contribution 
 
 The contribution of this project leads to two things. The first thing is 
avoiding numerous timing violations to enhance timing performance in routing 
channel design in 28nm process node. The second thing is achieving less that 60 
percent error on true result to improve ECO turnaround time and lesser timing 
convergence effort. 
 
 
1.6 Thesis Outline 
 
Five chapters are covered by the thesis, as well as entire chapters are 
interpreted in the following. 
 
Chapter 1 discusses about overall of thesis that is covered by introduction, 
problem statement, and objective and project development scope. 
 
Chapter 2 discusses about three types of relevant methods comparison such 
as method of detecting missing timing constraints, method of detecting timing 
constraints conflict and method of automated repair of crosstalk violations and 
timing violations. Besides that, timing violations, design rule check violations and 
process-voltage-temperature variations are discussed. The method and definition of 
Elmore Delay Model are briefly described.  
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Chapter 3 mainly describes the present invention relates to methods of the 
timing verification flows. The flow chart of the timing verification flows is also 
presented. The relation in timing verification flows is also discussed in details. The 
methods for each of the timing verification flows are described. Besides that, the 
flow charts for each of timing verification flows are also illustrated. 
 
Chapter 4 initially presents the ways for analyzing maximum delay for setup 
time and minimum delay for hold time in Prime Time are also described in details 
and illustrated in figures. The effectiveness of timing convergence is evaluated by 
comparing before and after implemented timing verification flows. The viability and 
effectiveness for each of the timing verification flows is also evaluated. Besides that, 
the effectiveness of timing closure after implemented automated fixing timing 
violations is described in details as well. 
 
Chapter 5 is the last chapter to presents the conclusions of the thesis. The 
result improvements for timing verification flows and automated fixing timing 
violations flow are concluded in chapter 5. The results improvements for each of the 
timing verification flows are also discussed. Besides that, the enhancement of future 
works is briefly discussed. 
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  CHAPTER 2
 
 
LITERATURE REVIEW 
 
 
The previous methods were developed to avoid the timing violations and 
design rule check (DRC) violations existing in design during static timing analysis 
(STA) phase. There are unique timing violations and DRC violations across 
different process-voltage-temperature variations. Chapter 2 presents existing 
methods for detecting missing constraints, detecting timing conflict and automated 
repair of crosstalk violations and timing violations. The timing violations, design 
rule check violations and process-voltage-temperature variations are also briefly 
explained. Besides that, the Elmore delay model is an analytical model for RC 
interconnects delay estimation. The discussion of Elmore delay model is presented 
in this chapter. 
 
 
2.1 Existing Methods for Detecting Timing Issues 
  
Previously, there were various methods developed to perform turnaround 
time optimization and verification for ASIC design. However, there are three types 
of methods found which are most suitable to the thesis in the following. 
1) Method for detecting missing timing constraints (ALTERA, 2009). 
2) Method for detecting timing constraints conflict (Suo Ming Pu, 2010). 
